Impacts of BTI Reliability on Ultra-Thin-Body GeOI 6T SRAM Cell and Sense Amplifier
نویسنده
چکیده
Abstract The impacts of negative and positive bias temperature instabilities (NBTI and PBTI) on the stability of ultra-thin-body (UTB) GeOI 6T SRAM cell and performance of sense amplifier compared with the SOI counterparts are analyzed and discussed in this report. Worst case stress scenarios for read and write operations are analyzed. For UTB GeOI SRAMs, PBTI dominates the degradations in read static noise margin (RSNM), while for UTB SOI SRAMs, NBTI dominates the degradations in RSNM. Write static noise margin (WSNM) only slightly degrades due to NBTI and PBTI. Current latch sense amplifier (CLSA) and voltage latch sense amplifier (VLSA) are analyzed considering NBTI/PBTI for GeOI and SOI devices. GeOI CLSA and VLSA show smaller word-line to SAE buffer delay (TBL) and sense amplifier sensing delay (TSA) than the SOI counterparts. As aging time increases, GeOI CLSA and VLSA show larger degradations of TSA than the SOI counterparts.
منابع مشابه
12th Int'l Symposium on Quality Electronic Design
Bias Temperature Instability (BTI) causes significant threshold voltage shift in MOSFET using Hafnium-dioxide (HfO2) High-k dielectric material. Negative BTI and Positive BTI are two types of BTI effects observed in p-channel and n-channel MOSFET. BTI affects the stability and reliability of conventional six transistor (6T) SRAM design in nano-scale CMOS technology. Eight transistor (8T) and Te...
متن کاملComparative BTI Impact for SRAM Cell and Sense Amplifier Designs
Bias Temperature Instability (BTI) in transistors has become a major reliability challenge with the continuous downscaling of CMOS technologies. This paper presents the impact of BTI on SRAM cells and sense amplifiers (SA) while considering both high performance (HP) and low power (LP) designs in 45nm technology node. The results show that the HP designs degrades more than 2× faster than LP des...
متن کاملDesign of 1024*16 Cm8 Ultra Low Voltage Sram with Self Time Power Reduction Technique
Technology scaling has enabled us to integrate both memory and logic circuits on a single chip. However, the performance of embedded memory and especially SRAM (Static Random Access Memory) that is widely used in the industry as on the on-chip memory cache in ultra low voltage applications can adversely affect the speed and power efficiency of the overall system. This report discusses the desig...
متن کاملComparative Analysis of Sram Cell Designs in Nano-scale Technology
Bias Temperature Instability (BTI) is a major reliability issue in Nano-Scale CMOS circuits. BTI effect results in the threshold voltage increase of MOS devices over time. Given the Process, Voltage, and Temperature (PVT) dependence of BTI effect, and the significant amount of PVT variations in Nano-scale CMOS, we propose a method of combining the effects of PVT variations and the BTI effect fo...
متن کاملUltra Low-Power Fault-Tolerant SRAM Design in 90nm CMOS Technology
.................................................................................................................................. iii TABLE OF CONTENTS ............................................................................................................... iv LIST OF FIGURES ....................................................................................................................
متن کامل